

## AD5551/AD5552

### FEATURES

- Full 14-Bit Performance
- 5 V Single Supply Operation
- Low Power
- Fast Settling Time
- Unbuffered Voltage Output Capable of Driving 60 k $\Omega$  Loads Directly
- SPI™/QSPI™/MICROWIRE™-Compatible Interface
- Standards
- Power-On Reset Clears DAC Output to 0 V (Unipolar Mode)
- Schmitt Trigger Inputs for Direct Optocoupler Interface

### APPLICATIONS

- Digital Gain and Offset Adjustment
- Automatic Test Equipment
- Data Acquisition Systems
- Industrial Process Control

### GENERAL DESCRIPTION

The AD5551 and AD5552 are single, 14-bit, serial input, voltage output DACs that operate from a single 5 V  $\pm$  10% supply.

The AD5551 and AD5552 utilize a versatile 3-wire interface that is compatible with SPI, QSPI, MICROWIRE, and DSP interface standards.

These DACs provide 14-bit performance without any adjustments. The DAC output is unbuffered, which reduces power consumption and offset errors contributed by an output buffer.

With an external op amp the AD5552 can be operated in bipolar mode generating a  $\pm V_{REF}$  output swing. The AD5552 also includes Kelvin sense connections for the reference and analog ground pins to reduce layout sensitivity. For higher precision applications, please refer to 16-bit DACs AD5541, AD5542, and AD5544.



The AD5551 and AD5552 are available in an SO package.

SPI and QSPI are trademarks of Motorola, Inc.  
MICROWIRE is a trademark of National Semiconductor Corporation.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAMS



### PRODUCT HIGHLIGHTS

1. Single Supply Operation.  
The AD5551 and AD5552 are fully specified and guaranteed for a single 5 V  $\pm$  10% supply.
2. Low Power Consumption.  
Typically 1.5 mW with a 5 V supply.
3. 3-Wire Serial Interface.
4. Unbuffered output capable of driving 60 k $\Omega$  loads, which reduces power consumption as there is no internal buffer to drive.
5. Power-On Reset Circuitry.

# AD5551/AD5552—SPECIFICATIONS

( $V_{DD} = 5\text{ V} \pm 10\%$ ,  $V_{REF} = 2.5\text{ V}$ ,  $AGND = DGND = 0\text{ V}$ . All specifications  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

Parameter	Min	Typ	Max	Unit	Test Condition
<b>STATIC PERFORMANCE</b>					
Resolution	14			Bits	
Relative Accuracy, INL		$\pm 0.15$	$\pm 1.0$	LSB	B Grade
Differential Nonlinearity		$\pm 0.15$	$\pm 0.8$	LSB	Guaranteed Monotonic
Gain Error	-1.75	-0.3	0	LSB	
Gain Error Temperature Coefficient		$\pm 0.1$		ppm/°C	
Zero Code Error	0	0.1	0.5	LSB	
Zero Code Temperature Coefficient		$\pm 0.05$		ppm/°C	
<b>AD5552</b>					
Bipolar Resistor Matching		1.000		$\Omega/\Omega$	$R_{FB}/R_{INV}$ , Typically $R_{FB} = R_{INV} = 28\text{ k}\Omega$
		$\pm 0.0015$	$\pm 0.0152$	%	Ratio Error
Bipolar Zero Offset Error		$\pm 0.25$	$\pm 2.5$	LSB	
Bipolar Zero Temperature Coefficient		$\pm 0.2$		ppm/°C	
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage Range	0		$V_{REF} - 1\text{ LSB}$	V	Unipolar Operation
	$-V_{REF}$		$V_{REF} - 1\text{ LSB}$	V	AD5552 Bipolar Operation
Output Voltage Settling Time		1		$\mu\text{s}$	to 1/2 LSB of FS, $C_L = 10\text{ pF}$
Slew Rate		25		V/ $\mu\text{s}$	$C_L = 10\text{ pF}$ , Measured from 0% to 63%
Digital-to-Analog Glitch Impulse		10		nV-s	1 LSB Change Around the Major Carry
Digital Feedthrough		10		nV-s	All 1s Loaded to DAC, $V_{REF} = 2.5\text{ V}$
DAC Output Impedance		6.25		k $\Omega$	Tolerance Typically 20%
Power Supply Rejection Ratio			$\pm 1.0$	LSB	$\Delta V_{DD} \pm 10\%$
<b>DAC REFERENCE INPUT</b>					
Reference Input Range	2.0		$V_{DD}$	V	Unipolar Operation
Reference Input Resistance <sup>2</sup>	9			k $\Omega$	AD5552, Bipolar Operation
	7.5			k $\Omega$	
<b>LOGIC INPUTS</b>					
Input Current			$\pm 1$	$\mu\text{A}$	
$V_{INL}$ , Input Low Voltage			0.8	V	
$V_{INH}$ , Input High Voltage	2.4			V	
Input Capacitance <sup>3</sup>			10	pF	
Hysteresis Voltage <sup>3</sup>		0.4		V	
<b>REFERENCE</b>					
Reference -3 dB Bandwidth		1.3		MHz	All 1s Loaded
Reference Feedthrough		1		mV p-p	All 0s Loaded, $V_{REF} = 1\text{ V}$ p-p at 100 kHz
Signal-to-Noise Ratio		92		dB	
Reference Input Capacitance		75		pF	Code 0000 <sub>H</sub>
		120		pF	Code 3FFF <sub>H</sub>
<b>POWER REQUIREMENTS</b>					
$V_{DD}$	4.50		5.50	V	
$I_{DD}$		0.3	1.1	mA	
Power Dissipation		1.5	6.05	mW	

## NOTES

<sup>1</sup>Temperature range is as follows: B Version:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

<sup>2</sup>Reference input resistance is code-dependent, minimum at 2555<sub>H</sub>.

<sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS<sup>1, 2</sup> ( $V_{DD} = 5\text{ V} \pm 5\%$ , $V_{REF} = 2.5\text{ V}$ , $AGND = DGND = 0\text{ V}$ . All specifications $T_A = T_{MIN}$ to $T_{MAX}$ , unless otherwise noted.)

Parameter	Limit at $T_{MIN}$ , $T_{MAX}$ All Versions	Unit	Description
$f_{SCLK}$	25	MHz max	SCLK Cycle Frequency
$t_1$	40	ns min	SCLK Cycle Time
$t_2$	20	ns min	SCLK High Time
$t_3$	20	ns min	SCLK Low Time
$t_4$	15	ns min	$\overline{CS}$ Low to SCLK High Setup
$t_5$	15	ns min	$\overline{CS}$ High to SCLK High Setup
$t_6$	35	ns min	SCLK High to $\overline{CS}$ Low Hold Time
$t_7$	20	ns min	SCLK High to $\overline{CS}$ High Hold Time
$t_8$	15	ns min	Data Setup Time
$t_9$	0	ns min	Data Hold Time
$t_{10}$	30	ns min	$\overline{LDAC}$ Pulsewidth
$t_{11}$	30	ns min	$\overline{CS}$ High to $\overline{LDAC}$ Low Setup
$t_{12}$	30	ns min	$\overline{CS}$ High Time Between Active Periods

### NOTES

<sup>1</sup>Guaranteed by design. Not production tested.

<sup>2</sup>Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with  $t_r = t_f = 5\text{ ns}$  (10% to 90% of +3 V and timed from a voltage level of +1.6 V).

Specifications subject to change without notice.




Figure 1. Timing Diagram

# AD5551/AD5552

## ABSOLUTE MAXIMUM RATINGS\*

(T<sub>A</sub> = 25°C unless otherwise noted)

V <sub>DD</sub> to AGND	−0.3 V to +6 V
Digital Input Voltage to DGND	−0.3 V to V <sub>DD</sub> + 0.3 V
V <sub>OUT</sub> to AGND	−0.3 V to V <sub>DD</sub> + 0.3 V
AGND, AGNDF, AGNDS to DGND	−0.3 V to +0.3 V
Input Current to Any Pin Except Supplies	±10 mA
Operating Temperature Range	
Industrial (B Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature, (T <sub>J</sub> max)	150°C

Package Power Dissipation	(T <sub>J</sub> max − T <sub>A</sub> )/θ <sub>JA</sub>
Thermal Impedance θ <sub>JA</sub>	
SOIC (SO-8)	149.5°C/W
SOIC (R-14)	104.5°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ORDERING GUIDE

Model	INL	DNL	Temperature Range	Package Description	Package Option
AD5551BR	±1 LSB	±0.8 LSB	−40°C to +85°C	8-Lead Small Outline IC	SO-8
AD5552BR	±1 LSB	±0.8 LSB	−40°C to +85°C	14-Lead Small Outline IC	R-14

Die Size = 80 × 139 = 11,120 sq mil; Number of Transistors = 1230.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5551/AD5552 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




## AD5551 PIN FUNCTION DESCRIPTIONS

Mnemonic	Pin No.	Description
V <sub>OUT</sub>	1	Analog Output Voltage from the DAC.
AGND	2	Ground Reference Point for Analog Circuitry.
V <sub>REF</sub>	3	This is the voltage reference input for the DAC. Connect to external reference ranges from 2 V to V <sub>DD</sub> .
$\overline{\text{CS}}$	4	This is an active low-logic input signal. The chip select signal is used to frame the serial data input.
SCLK	5	Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40% and 60%.
DIN	6	Serial Data Input. This device accepts 14-bit words. Data is clocked into the input register on the rising edge of SCLK.
DGND	7	Digital Ground. Ground reference for digital circuitry.
V <sub>DD</sub>	8	Analog Supply Voltage, 5 V ± 10%.


### AD5551 PIN CONFIGURATION

#### SOIC



### AD5552 PIN CONFIGURATION

#### SOIC



## AD5552 PIN FUNCTION DESCRIPTIONS

Mnemonic	Pin No.	Description
RFB	1	Feedback Resistor. In bipolar mode connect this pin to external op amp output.
V <sub>OUT</sub>	2	Analog Output Voltage from the DAC.
AGNDF	3	Ground Reference Point for Analog Circuitry (Force).
AGNDS	4	Ground Reference Point for Analog Circuitry (Sense).
V <sub>REFS</sub>	5	This is the voltage reference input (sense) for the DAC. Connect to external reference ranges from 2 V to V <sub>DD</sub> .
V <sub>REFF</sub>	6	This is the voltage reference input (force) for the DAC. Connect to external reference ranges from 2 V to V <sub>DD</sub> .
$\overline{\text{CS}}$	7	This is an active low-logic input signal. The chip select signal is used to frame the serial data input.
SCLK	8	Clock input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between 40% and 60%.
NC	9	No Connect.
DIN	10	Serial Data Input. This device accepts 14-bit words. Data is clocked into the input register on the rising edge of SCLK.
$\overline{\text{LDAC}}$	11	$\overline{\text{LDAC}}$ Input. When this input is taken low, the DAC register is simultaneously updated with the contents of the input register.
DGND	12	Digital Ground. Ground reference for digital circuitry.
INV	13	Connected to the Internal Scaling Resistors of the DAC. Connect INV pin to external op amps inverting input in bipolar mode.
V <sub>DD</sub>	14	Analog Supply Voltage, 5 V $\pm$ 10%.

**TERMINOLOGY****Relative Accuracy**

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL versus code plot can be seen in TPC 1.

**Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. TPC 4 illustrates a typical DNL versus code plot.

**Gain Error**

Gain error is the difference between the actual and ideal analog output range, expressed as a percent of the full-scale range. It is the deviation in slope of the DAC transfer characteristic from ideal.

**Gain Error Temperature Coefficient**

This is a measure of the change in gain error with changes in temperature. It is expressed in ppm/ $^{\circ}\text{C}$ .

**Zero Code Error**

Zero code error is a measure of the output error when zero code is loaded to the DAC register.

**Zero Code Temperature Coefficient**

This is a measure of the change in zero code error with a change in temperature. It is expressed in mV/ $^{\circ}\text{C}$ .

**Digital-to-Analog Glitch Impulse**

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s and is measured when the digital input code is changed by 1 LSB at the major carry transition. A plot of the glitch impulse is shown in TPC 14.

**Digital Feedthrough**

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated.  $\overline{\text{CS}}$  is held high, while the CLK and DIN signals are toggled. It is specified in nV-s and is measured with a full-scale code change on the data bus, i.e., from all 0s to all 1s and vice versa. A typical plot of digital feedthrough is shown in TPC 13.


**Power Supply Rejection Ratio**

This specification indicates how the output of the DAC is affected by changes in the power supply voltage. Power-supply rejection ratio is quoted in terms of % change in output per % change in V<sub>DD</sub> for full-scale output of the DAC. V<sub>DD</sub> is varied by  $\pm 10\%$ .


**Reference Feedthrough**

This is a measure of the feedthrough from the V<sub>REF</sub> input to the DAC output when the DAC is loaded with all 0s. A 100 kHz, 1 V p-p is applied to V<sub>REF</sub>. Reference feedthrough is expressed in mV p-p.


# AD5551/AD5552—Typical Performance Characteristics




TPC 1. Integral Nonlinearity vs. Code




TPC 4. Differential Nonlinearity vs. Code




TPC 2. Integral Nonlinearity vs. Temperature




TPC 5. Differential Nonlinearity vs. Temperature




TPC 3. Linearity Error vs. Supply Voltage




TPC 6. Linearity Error vs. Reference Voltage




TPC 7. Gain Error vs. Temperature




TPC 10. Zero-Code Error vs. Temperature




TPC 8. Supply Current vs. Temperature



TPC 11. Supply Current vs. Reference Voltage or Supply Voltage




TPC 9. Supply Current vs. Digital Input Voltage




TPC 12. Reference Current vs. Code


# AD5551/AD5552




TPC 13. Digital Feedthrough



TPC 15. Large Signal Settling Time



TPC 14. Digital-to-Analog Glitch Impulse



TPC 16. Small Signal Settling Time

## GENERAL DESCRIPTION

The AD5551/AD5552 are single, 14-bit, serial input, voltage output DACs. They operate from a single supply ranging from 2.7 V to 5 V and consume typically 300  $\mu$ A with a supply of 5 V. Data is written to these devices in a 14-bit word format, via a 3- or 4-wire serial interface. To ensure a known power-up state, these parts were designed with a power-on reset function. In unipolar mode, the output is reset to 0 V, while in bipolar mode, the AD5552 output is set to  $-V_{REF}$ . Kelvin sense connections for the reference and analog ground are included on the AD5552.

## Digital-to-Analog Section

The DAC architecture consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 2. The DAC architecture of the AD5551/AD5552 is segmented. The four MSBs of the 14-bit data word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either AGND or  $V_{REF}$ . The remaining 10 bits of the data word drive switches S0 to S9 of a 10-bit voltage mode R-2R ladder network.




Figure 2. DAC Architecture

With this type of DAC configuration, the output impedance is independent of code, while the input impedance seen by the reference is heavily code dependent. The output voltage is dependent on the reference voltage as shown in the following equation.

$$V_{OUT} = \frac{V_{REF} \times D}{2^N}$$

where  $D$  is the decimal data word loaded to the DAC register and  $N$  is the resolution of the DAC. For a reference of 2.5 V, the equation simplifies to the following.

$$V_{OUT} = \frac{2.5 \times D}{16,384}$$

giving a  $V_{OUT}$  of 1.25 V with midscale loaded, and 2.5 V with full-scale loaded to the DAC.

The LSB size is  $V_{REF}/16,384$ .

## Serial Interface

The AD5551 and AD5552 are controlled by a versatile 3-wire serial interface, which operates at clock rates up to 25 MHz and is compatible with SPI, QSPI, MICROWIRE, and DSP interface standards. The timing diagram can be seen in Figure 1. Input data is framed by the chip select input,  $\overline{CS}$ . After a high-to-low transition on  $\overline{CS}$ , data is shifted synchronously and latched into the input register on the rising edge of the serial clock, SCLK. Data is loaded MSB first in 14-bit words. After 14 data bits have been loaded into the serial input register, a low-to-high transition on  $\overline{CS}$  transfers the contents of the shift register to the DAC. Data can only be loaded to the part while  $\overline{CS}$  is low.



The AD5552 has an  $\overline{\text{LDAC}}$  function that allows the DAC latch to be updated asynchronously by bringing  $\overline{\text{LDAC}}$  low after  $\overline{\text{CS}}$  goes high.  $\overline{\text{LDAC}}$  should be maintained high while data is written to the shift register. Alternatively,  $\overline{\text{LDAC}}$  may be tied permanently low to update the DAC synchronously. With  $\overline{\text{LDAC}}$  tied permanently low, the rising edge of  $\overline{\text{CS}}$  will load the data to the DAC.

### Unipolar Output Operation

These DACs are capable of driving unbuffered loads of 60 k $\Omega$ . Unbuffered operation results in low-supply current, typically 300  $\mu\text{A}$ , and a low-offset error. The AD5551 provides a unipolar output swing ranging from 0 V to  $V_{\text{REF}}$ . The AD5552 can be configured to output both unipolar and bipolar voltages. Figure 3 shows a typical unipolar output voltage circuit. The code table for this mode of operation is shown in Table I.




Figure 3. Unipolar Output

Table I. Unipolar Code Table

DAC Latch Contents MSB	LSB	Analog Output
11 1111 1111 1111		$V_{\text{REF}} \times (16383/16384)$
10 0000 0000 0000		$V_{\text{REF}} \times (8192/16384) = 1/2 V_{\text{REF}}$
00 0000 0000 0001		$V_{\text{REF}} \times (1/16384)$
00 0000 0000 0000		0 V

Assuming a perfect reference, the worst-case output voltage may be calculated from the following equation.

*Unipolar Mode Worst-Case Output*

$$V_{\text{OUT-UNI}} = \frac{D}{2^{14}} \times (V_{\text{REF}} + V_{\text{GE}}) + V_{\text{ZSE}} + \text{INL}$$

where

- $V_{\text{OUT-UNI}}$  = Unipolar Mode Worst-Case Output
- $D$  = Decimal Code Loaded to DAC
- $V_{\text{REF}}$  = Reference Voltage Applied to Part
- $V_{\text{GE}}$  = Gain Error in Volts
- $V_{\text{ZSE}}$  = Zero Scale Error in Volts
- $\text{INL}$  = Integral Nonlinearity in Volts

### Bipolar Output Operation

With the aid of an external op amp, the AD5552 may be configured to provide a bipolar voltage output. A typical circuit of such operation is shown in Figure 4. The matched bipolar offset resistors  $R_{\text{FB}}$  and  $R_{\text{INV}}$  are connected to an external op amp to achieve this bipolar output swing where  $R_{\text{FB}} = R_{\text{INV}} = 28 \text{ k}\Omega$ . Table II shows the transfer function for this output operating mode. Also provided on the AD5552 are a set of Kelvin connections to the analog ground inputs.




Figure 4. Bipolar Output (AD5552 Only)

Table II. Bipolar Code Table

DAC Latch Contents MSB	LSB	Analog Output
11 1111 1111 1111		$+V_{\text{REF}} \times (8191/8192)$
10 0000 0000 0000		$+V_{\text{REF}} \times (1/8192)$
00 0000 0000 0001		0 V
00 0000 0000 0000		$-V_{\text{REF}} \times (1/8192)$
00 0000 0000 0000		$-V_{\text{REF}} \times (8191/8192) = -V_{\text{REF}}$

Assuming a perfect reference, the worst-case bipolar output voltage may be calculated from the following equation.

*Bipolar Mode Worst-Case Output*

$$V_{\text{OUT-BIP}} = \frac{[(V_{\text{OUT-UNI}} + V_{\text{OS}})(2 + RD) - V_{\text{REF}}(1 + RD)]}{1 + (2 + RD)/A}$$

where

- $V_{\text{OS}}$  = External Op Amp Input Offset Voltage
- $RD$  =  $R_{\text{FB}}$  and  $R_{\text{IN}}$  Resistor Matching Error, Unitless
- $A$  = Op Amp Open-Loop Gain

### Output Amplifier Selection

For bipolar mode, a precision amplifier should be used, supplied from a dual power supply. This will provide the  $\pm V_{\text{REF}}$  output. In a single-supply application, selection of a suitable op amp may be more difficult as the output swing of the amplifier does not usually include the negative rail, in this case AGND. This can result in some degradation of the specified performance unless the application does not use codes near zero.

The selected op amp needs to have very low-offset voltage, (the DAC LSB is 152  $\mu\text{V}$  with a 2.5 V reference), to eliminate the need for output offset trims. Input bias current should also be very low as the bias current multiplied by the DAC output impedance (approximately 6K) will add to the zero code error. Rail-to-rail input and output performance is required. For fast settling, the slew rate of the op amp should not impede the settling time of the DAC. Output impedance of the DAC is constant and code-independent, but in order to minimize gain errors, the input impedance of the output amplifier should be as high as possible. The amplifier should also have a 3 dB bandwidth of 1 MHz or greater. The amplifier adds another time constant to the system, hence increasing the settling time of the output. A higher 3 dB amplifier bandwidth results in a faster effective settling time of the combined DAC and amplifier.

# AD5551/AD5552

## Force Sense Buffer Amplifier Selection

These amplifiers can be single-supply or dual supplies, low-noise amplifiers. A low-output impedance at high frequencies is preferred as they need to be able to handle dynamic currents of up to  $\pm 20$  mA.

## Reference and Ground

As the input impedance is code-dependent, the reference pin should be driven from a low-impedance source. The AD5551/AD5552 operates with a voltage reference ranging from 2 V to  $V_{DD}$ . Although DAC's full-scale output voltage is determined by the reference, references below 2 V will result in reduced accuracy. Tables I and II outline the analog output voltage for particular digital codes. For optimum performance, Kelvin sense connections are provided on the AD5552.

If the application does not require separate force and sense lines, they should be tied together close to the package to minimize voltage drops between the package leads and the internal die. ADR291 and ADR293 are suitable references for this product.

## Power-On Reset

These parts have a power-on reset function to ensure the output is at a known state upon power-up. On power-up, the DAC register contains all zeros, until data is loaded from the serial register. However, the serial register is not cleared on power-up, so its contents are undefined. When loading data initially to the DAC, 14 bits or more should be loaded to prevent erroneous data appearing on the output. If more than 14 bits are loaded, only the last 14 are kept, and if fewer than 14 are loaded, bits will remain from the previous word. If the AD5551/AD5552 needs to be interfaced with data shorter than 14 bits, the data should be padded with zeros at the LSBs.

## Power Supply and Reference Bypassing

For accurate high-resolution performance, it is recommended that the reference and supply pins be bypassed with a 10  $\mu$ F tantalum capacitor in parallel with a 0.1  $\mu$ F ceramic capacitor.

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5551/AD5552 is via a serial bus that uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a 3-wire interface consisting of a clock signal, a data signal and a synchronization signal. The AD5551/AD5552 requires a 14-bit data word with data valid on the rising edge of SCLK. The DAC update may be done automatically when all the data is clocked in or it may be done under control of LDAC (AD5552 only).

### ADSP-2101/ADSP-2103 to AD5551/AD5552 Interface

Figure 5 shows a serial interface between the AD5551/AD5552 and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should be set to operate in the SPORT (Serial Port) transmit alternate framing mode. The ADSP-2101/ADSP-2103 is programmed through the SPORT control register and should be configured as follows: Internal Clock Operation, Active Low Framing, 16-Bit Word Length. The first 2 bits are DON'T CARE as AD5551/AD5552 will keep the last 14 bits. Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. Because of the edges-triggered difference, an inverter is required at the SCLKs between the DSP and the DAC.




Figure 5. ADSP-2101/ADSP-2103 to AD5551/AD5552 Interface

### 68HC11 to AD5551/AD5552 Interface

Figure 6 shows a serial interface between the AD5551/AD5552 and the 68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the DAC, while the MOSI output drives the serial data lines SDIN. CS signal is driven from one of the port lines. The 68HC11 is configured for master mode; MSTR = 1, CPOL = 0, and CPHA = 0. Data appearing on the MOSI output is valid on the rising edge of SCK.




Figure 6. 68HC11/68L11 to AD5551/AD5552 Interface

### MICROWIRE to AD5551/AD5552 Interface

Figure 7 shows an interface between the AD5551/AD5552 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and into the AD5551/AD5552 on the rising edge of the serial clock. No glue logic is required as the DAC clocks data into the input shift register on the rising edge.




Figure 7. MICROWIRE to AD5551/AD5552 Interface

### 80C51/80L51 to AD5551/AD5552 Interface

A serial interface between the AD5551/AD5552 and the 80C51/80L51 microcontroller is shown in Figure 8. TxD of the microcontroller drives the SCLK of the AD5551/AD5552, while RxD drives the serial data line of the DAC. P3.3 is a bit programmable pin on the serial port which is used to drive CS.




Figure 8. 80C51/80L51 to AD5551/AD5552 Interface

The 80C51/80L51 provides the LSB first, while the AD5551/AD5552 expects the MSB of the 14-bit word first. Care should be taken to ensure the transmit routine takes this into account. Usually it can be done through software by shifting out and accumulating the bits in the correct order before inputting to the DAC. Also, 80C51 outputs 2 byte words/16 bits data, thus the first two bits, after rearrangement, should be DON'T CARE as they will be dropped from the DAC's 14-bit word.

When data is to be transmitted to the DAC, P3.3 is taken low. Data on RxD is valid on the falling edge of TxD, so the clock must be inverted as the DAC clocks data into the input shift register on the rising edge of the serial clock. The 80C51/80L51 transmits its data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. As the DAC requires a 14-bit word, P3.3 (or any one of the other programmable bits) is the  $\overline{CS}$  input signal to the DAC, so P3.3 should be brought low at the beginning of the 16-bit write cycle  $2 \times 8$  bit words and held low until the 16-bit  $2 \times 8$  cycle is completed. After that, P3.3 is brought high again and the new data loads to the DAC. Again, the first two bits, after rearranging, should be DON'T CARE.  $\overline{LDAC}$  on the AD5552 may also be controlled by the 80C51/80L51 serial port output by using another bit programmable pin, P3.4.

## APPLICATIONS

### Optocoupler interface

The digital inputs of the AD5551/AD5552 are Schmitt-triggered, so they can accept slow transitions on the digital input lines. This makes these parts ideal for industrial applications where it may be necessary that the DAC is isolated from the controller via optocouplers. Figure 9 illustrates such an interface.




Figure 9. AD5551/AD5552 in an Optocoupler Interface

### Decoding Multiple AD5551/AD5552s

The  $\overline{CS}$  pin of the AD5551/AD5552 can be used to select one of a number of DACs. All devices receive the same serial clock and serial data, but only one device will receive the  $\overline{CS}$  signal at any one time. The DAC addressed will be determined by the decoder. There will be some digital feedthrough from the digital input lines. Using a burst clock will minimize the effects of digital feedthrough on the analog signal channels. Figure 10 shows a typical circuit.





Figure 10. Addressing Multiple AD5551/AD5552s

# AD5551/AD5552

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

**8-Lead SO  
(SO-8)**



**14-Lead SO  
(R-14)**

